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ABSTRACT
This paper addresses the classical problem of printed circuit board routing: that is, the problem of automatic
routing by a computer other than by brute force that causes the execution time to grow exponentially as a function
of the complexity. Most of the present solutions are either inexpensive but not efficient and fast, or efficient and fast
but very costly. Many solutions are proprietary, so not much is written or known about the actual algorithms upon
which these solutions are based. This paper presents a formal algorithm for routing traces on a printed circuit board.
The solution presented is very fast and efficient and for the first time speaks to the question eloquently by way of
symbolic statements.
NOMENCLATURE
The following nomenclature do not appear in alphabetical order as each definition is predicated upon
previous definitions.
_t
RM
RM h
RM
V
the major axis (horizontal or vertical direction) where the sequence {Ji } is associated with It.
the minor axis (horizontal or vertical direction) where the sequence { Mki } is associated with 13.
a rectangular matrix of evenly spaced grid points where a node is defined to be an arbitrary grid point
belonging to RM.
RM represented as a sequence of horizontal lines composed of grid points.
RM represented as a sequence of vertical lines composed of grid points (fig. 1).
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Figure 1. A representation of an internal matrix.
Hp,l
Vp,l
Ji
Mki
Ni_> 1
S(J i, Mki)
the number of available nodes from left to right at the node, (p, l), that belongs to RM h (fig. 1).
the number of available nodes from bottom to top at the node, (p, 1), that belongs to RM v.
the i th designated node on the major axis where sequence { Ji } is monotonic and bounded. That is,
if (IB, MB) and (IE, ME) are the initial and terminal nodes respectively, then IB = J i > J2 > J3 >
J4 ..... Jn = IE, or IB = Jl < J2 < J3 <J4 ..... Jn = IE. (These inequalities are consistent with the
horizontal axis as the major axis. Otherwise, the sequence { Ji } is bounded by MB and ME, and the
inequalities will be consistent with the vertical axis as the major axis. Moreover, [Ji - Ji - 1[ repre-
sents the number of available nodes between Ji and Ji- l' That is, the sequence { Ji } is determined
by availability (fig. 2). If IB = IE or MB = ME, then only one major axis (direction) exists.)
the k th designated node on the minor axis that intersects the major axis at Ji, where Mki may not be
monotonic or bounded for any i. The sequence { Mk, } is designated by the assignment of nodes in
a cluster, if possible (fig. 2).
the number of nodes (1 < k i _<Ni) on the minor axis associated with Ji' The M li denotes the inter-
section node of the minor axis with the major axis at Ji •
the discrete function that first interrogates the availability of a path belonging to either RM h or RM v,
which is initiated at the node (Ji, Mki), in the major direction. If applicable, the function then st, b-
sequently interrogates the availability of a path in the minor direction if, and only if, Ji + I = IE or
ME. The values of S(Ji, Mki ) are defined as follows:
• NA = No availability (not any space on the major axis is free).
• PA = Partial availability on the major axis.
° TA = Total availability (both axes are free to complete the trace).
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Figure 2. A representation of a typical trace.
NI no further interrogation, implying total success or total failure.
Definitions of Operations:
C _ D the exchange of definitions of C and D.
C _ D the exchange of definitions of C and D cannot take place.
E[S(b, c)] evaluate S(b, c).
INTRODUCTION
An automated solution to the printed circuit board problem that is both efficient and cost effective continues to
be in great demand. Most of the present solutions !-4 are either inexpensive but not efficient and fast, or efficient
and fast but very costly. In either case, no solution exists that describes its algorithm symbolically with any degree
of eloquence, nor are any algorithms sufficiently fast enough to facilitate parts placement for optimization. Many
solutions are proprietary, so not much is written or known about the actual algorithms upon which these solutions
are based.
The purpose of this paper is to accomplish three objectives:
• To facilitate optimization of arrangement of parts (for example, resistors and capacitors) on printed circuit
boards for more sophisticated and expensive systems.
• To make a very fast and efficient algorithm accessible at no cost for individual users or small companies.
• To serve as a pedagogical tool that has heuristic value by presenting a formal symbolic structure that
describes the entire algorithm.
FORMAL SYMBOLIC STATEMENTS
The purpose of the following algorithm, presented as a list of symbolic statements, is to construct a path from
the source node, (IB, MB), to the target node, (IE, ME). A typical path (fig. 2) is described by the sequence of nodes
(J 1, M 1t), (J2, M 12), (J2' M52), and (J3, M13)" In this case, M ll = M I2 and M52 = M13. In general, if (Ji' Mki)
is an arbitrary element in a sequence leading to a solution, then the next element in the sequence will be either
(Ji + 1, Ml(i + 1)) or (Ji, M(k + u)i)' where u > 0. Thus, the algorithm is as follows:
(a) Ni > 1, k i < Ni, and S(Ji, Mki ) = NA _ E[S(Ji, M(k + 1)i) ]
(b) i> l,Ni>l,k i = N i, and S(Ji, Mk) = NA_E[S(Ji_I,M(k+I)__I)]
(c) i = 1,Ni>-l,k i = Ni, andS(Ji, Mk) = NA_I.t_ I]or(IB, MB)_ (IE, ME) andE[S(JI,MI)]
(d) i = 1, N i->l,k i = N i,S(J i,Mk, ) = NA, la:_ _and(IB, MB)"_ (IE, ME)_NI
(e) S(J i, Mki ) = PA _ E[S(J i + 1, Ml(i + i))]
(f) S(Ji, Mki ) = TA _ NI
Theefficiencyof the algorithm is also predicated upon the process that determines the availability of rows and
columns and determines the maintenance of the two respective directories. That is, a directory of rows, RMh, and
a directory of columns, RM v, are maintained where each directory theoretically addresses different sides of the
routing board. If required, any subsequent layers or surface mounts are handled similarly.
In general, the determination of the availability at an arbitrary node, (p, 1), with respect to either RM h or RM v
may be addressed accurately, keeping in mind that Hp, l and Vp, l are interchangeable as they relate to the following
explanation (fig. 1). For the sake of specificity, Hp, I will be employed here. Thus, let (u o, lo) be a target with re-
spect to (Po, lo) and where u o > Po" Then the availability at (Po, lo) = min[Hpo, lo, Uo - Po]" However, if u o < Po,
then construct the equation T O = Huo ' lo - (Po - Uo)' Consider the two cases T o _>0 and T O< 0. If T o > 0, then the
availability at (Po, lo) with respect to (u o, lo) is Po - Uo" If T O< 0, let T -- Hu, lo - (Po - u), where u o < u < Po'
Then the availability at the node (Po, lo) that belongs to RM h is calculated using the bisection method whose di-
rection of seek is governed by the sign of T. Moreover, because the maximum availability is sought, the number of
iterations will be n = [LOGE(Po- Uo) ] + 1.
The integrity of the algorithm, which is implemented by recursive descent, is not disturbed by either the defini-
tion of the major and minor axes or the specificity of the terminal and initial nodes. Therefore, all four combinations
of axes and nodes are transparent to the algorithm itself. Furthermore, an additional criterion to interchange axes or
nodes could be predicated on the value of i or the magnitude of k i for some i.
The number of vias can be minimized from the contents of the directories (RM v and RMh) after the solution
is complete. This reduction results in a lower cost for the actual physical implementation of the solution. Finally, the
updating of the directories dynamically is trivial, as the RM v and RM h contents are corrected based on the values
of Ji and the corresponding Mki resulting from the monotonic sequence {Ji }'
The application of the theory presented confirms the objectives sought. Appendix A presents examples of typical
solutions found. Moreover, a comparison study of the state-of-the-art algorithms is made. Appendix B addresses the
efficiency, the cost, the ratio of solution to the Manhattan distance, and the central processing unit time.
CONCLUSION
An automated solution to the printed circuit board problem that circumvents the devastation of exponential growth
as a function of complexity has been presented. Moreover, application of the theory displayed in Appendix A
demonstrates its versatility and range. The statistics presented in Appendix B confirm the objectives sought. The com-
puter program based upon the ideas presented here will be offered by COSMIC, located in Athens, Georgia.
The author wishes to acknowledge Glenn Bever, Rodney Bogue, and Harry. Chiles fbr their many helpful
suggestions.
APPENDIX A
EXAMPLES OF TYPICAL SOLUTIONS*
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*Dash lines and solid lines are on different sides of the layer.
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APPENDIX B
TABLE OF COMPARISONS*
Ratio,
actual distance/ Completion Cost,
Algorithm Manhattan distance rate, percent dollars
CPU time,
minutes
Shape tech 1.05 98-100 12,000 10
Pcad 1.10 92 4,000 30
Hedgley 0.97 93 0 0.25
IIc . .
Chart statistics are reflective of a one-layer board that is two-sided with equivalent grid sizes.
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